a WIP logic gate simulation written in c3 (mirror)
  • C 99.8%
  • Nix 0.2%
Find a file
2025-04-17 00:46:18 +12:00
lib shell.nix 2025-04-17 00:46:18 +12:00
src move main file to submodule 2024-11-02 13:04:15 +13:00
.gitignore refactor Component get_inputs/outputs & some other changes 2024-10-16 21:36:58 +13:00
0XProto-LICENSE add 0XProto-LICENSE 2024-10-11 21:25:27 +13:00
0xProto-Regular.ttf large improvements 2024-09-02 13:57:45 +12:00
LICENSE intial commit 2024-08-30 12:58:26 +12:00
project.json move to raylib & raygui 2024-10-16 13:34:52 +13:00
README.md update readme 2024-10-12 15:20:33 +13:00
shell.nix shell.nix 2025-04-17 00:46:18 +12:00

logic_gate_simulation

logic gate simulation written in c3

Currently very WIP

Warning

This program needs c3c 0.6.4 or later as 0.6.3 and below have a bug that causes this program to not compile
Any c3c build after a91ddd4 will work.